NanDigits
Home
Products
GOF ECO
GOF Formal
GOF LEC
GOF Debug
Support
Download GOF
Request License
Documents
GOF User Manuals
GOF Script APIs
GOF Run Command
Use Cases
Video Demos
About
About Us
Contact Us
What People Say
Release History
Home
Products
GOF ECO
GOF Formal
GOF LEC
GOF Debug
Support
Download GOF
Request License
Documents
GOF User Manuals
GOF Script APIs
GOF Run Command
Use Cases
Video Demos
About
About Us
Contact Us
What People Say
Release History
USE CASES
Automatic ECO cases
Automatic Functional ECO
RTL to RTL Supplemental ECO Flow
RTL Patch ECO
Automatic Functional ECO, Partial Mode
Automatic Standard Cell Metal Only ECO
Spare Gates Mapping in Metal Only ECO
Constraint on Spare Gates Type and Number
Metal Configurable Gate Array Spare Cells ECO
DFT Constraints for Automatic Functional ECO and LEC
Flip-flop Phase Inverted
No Exact Pin Match
Mixed Automatic and Manual ECO
Clock Gating or MUX
Reduce ECO Fix Scope
Lockup Latches Handling in Automatic ECO
Automatic Datapath ECO
Convert Spare Gate Types
DFT Friendly ECO
DFT friendly functional netlist ECO
Stitch new flops into scan chains in ECO
Pick the right signal for DFT in ECO
Insert lockup cells to scan output ports
Insert masking gates to analog outputs
GOF Beats Conformal cases
DCT/DCG netlist ECO
GOF vs Conformal ECO
GOF Beats Conformal ECO Case 1
GOF Beats Conformal ECO Case 2
GOF Beats Conformal ECO Case 3 (Mixed Mode)
GOF Beats Conformal ECO case 4 (Two Steps)
Script Mode Manually ECO cases
TMR ECO in functional safety
Swap instances to improve routing quality and timing
Script Mode Manually Metal Only ECO
Script Mode Modify State Machine and Debug
Insert Isolation Gates in Low Power Design
GUI Mode Functional ECO cases
GUI Mode Netlist Debug
GUI Mode ECO Dynamic Demo
Modify 3 bits state machine in GUI ECO
Add reverse edge Flip-Flops
Insert inverters (PDF)
Add a hierarchical module (PDF)
GUI Mode Metal Only ECO cases
GUI mode metal only ECO, one 'AND' spare gate is added
Gate Level Simulation Flow
Gate level simulation (GLS) flow
Remove 'x' in gate level simulation
'X' source tracing
Gate level boundary optimization debug
Netlist Debug/Report
Find equal nets in Implementation Netlist For Reference RTL wire
Net names collision in Verilog to Spice conversion
Clock tree fast trace
Debug non-equivalent points after ECO
Design Statistic
Graphic mode vs Text mode
Calculate clock gating percentage
Debug Connectivity (PDF)
Flexible Schematic generator
Script Mode Modify State Machine and Debug
Layout Placement Regions View
Circuit Placement View on Layout
Follow us:
NanDigits.com US
|
NanDigits.cn China
© 2023 NanDigits Design Automation. All rights reserved.