NanDigits
Home
Products
GOF ECO
GOF Formal
GOF LEC
GOF Debug
Support
Download GOF
Request License
Documents
GOF User Manuals
GOF Script APIs
GOF Run Command
Use Cases
Video Demos
About
About Us
Contact Us
What People Say
Release History
Chat
Home
Products
GOF ECO
GOF Formal
GOF LEC
GOF Debug
Support
Download GOF
Request License
Documents
GOF User Manuals
GOF Script APIs
GOF Run Command
Use Cases
Video Demos
About
About Us
Contact Us
What People Say
Release History
Chat
Netlist Debug/Report
Non-equivalence debug on counterexample on Schematic
Hierarchical Debug In Non-Equivalence Checking
Set/reset race condition fix by ECO
Retiming and LEC
Find equal nets in Implementation Netlist For Reference RTL wire
Net names collision in Verilog to Spice conversion
Clock tree fast trace
Debug non-equivalent points
Design Statistic
Graphic mode vs Text mode
Calculate clock gating percentage
Debug Connectivity (PDF)
Flexible Schematic generator
Script Mode Modify State Machine and Debug
Layout Placement Regions View
Circuit Placement View on Layout
Follow us:
© 2024 NanDigits Design Automation. All rights reserved.
